Version 6 (modified by 7 years ago) ( diff ) | ,
---|
Design of a pseudo-language for FPGA programming
Table of Contents
Mission
Designing a psuedo-language based on the BASIC programming language, in order to lower the entry point for FPGA programming. The RC5 encryption scheme (Rivest's Cypher) will be ported to an FPGA using synthesizable verilog. The benefit of this would be scalability of encryption. This motive for porting the RC5 scheme using our new language is to prove the efficacy of the new language for writing FPGA programs
Presentations
Week 1Week 2
Week 3
Week 4
Week 5
Week 7
Week 8
Week 9
The Team
Nicholas Lurski Electrical and Computer Engineering Rutgers University |
Zarir Hamza High School Middlesex County Academy for Science, Mathematics and Engineering Technologies |
Project guided by Dr. Richard Martin.
Attachments (10)
- Week 1.pptx (977.1 KB ) - added by 7 years ago.
- Week 2.pptx (1.4 MB ) - added by 7 years ago.
- Week 8 .pptx (1.3 MB ) - added by 7 years ago.
- Week 7.pptx (1000.4 KB ) - added by 7 years ago.
- Week 5.pptx (1.4 MB ) - added by 7 years ago.
- Week 4.pptx (1.4 MB ) - added by 7 years ago.
- Week 3.pptx (1.4 MB ) - added by 7 years ago.
- zarir.png (614.0 KB ) - added by 7 years ago.
- Week 10.pptx (1.4 MB ) - added by 7 years ago.
- Week 11.pptx (1.4 MB ) - added by 7 years ago.
Note:
See TracWiki
for help on using the wiki.